A New Technology for Reducing Dynamic Power Consumption in 8-Bit ALU Design


  • Ahmed Lateef Hameed Diyala Education Directorate, Ministry of Education – Iraq
  • Maan Hameed State Commission for Reservoirs and Dams, Ministry of Water Resources – Iraq
  • Raed Abdulkareem Hasan Unit of Renewable Energy Research, Northern Technical University – Iraq




Tri-state state buffer, VLSI, Glitches, Hazards, Sparten


Clock gating is an effective way to decrease dissipated power in synchronous design. The most effective way to do this is by masking the clock that turns toward the unused part of design. In this paper, a comparative evaluation of power consumption in existing clock gating techniques in Arithmetic Logical Unit (ALU) design was achieved. an innovative signal clock gating method offers extra immunity in the direction of the present issue in an accessible mechanism. A Gated Clock Generation designs using a tri-state connection and logic gate, generated by the set of bubbled input with NAND gate, is used for the latest suggested clock gating. This design saves power even when the clock is at applying to the target module. Complete power analysis reveals that the proposed technique has an effect on the dynamic power that decreases total power consumption up to 24.90% relative to traditional power.  All experiments are done in arithmetic logic unit design. 130 nm standard logic libraries have been used for implementation in order to achieve ALU frameworks. The ALU design architecture was developed using the Verilog HDL, and the simulations are performed utilizing ModelSim-Altera 10.0c (Quartus II 11.1) Starter Version.




How to Cite

Hameed, A. L., Hameed, M., & Hasan, R. A. (2022). A New Technology for Reducing Dynamic Power Consumption in 8-Bit ALU Design. Iraqi Journal of Industrial Research, 9(3), 12–22. https://doi.org/10.53523/ijoirVol9I3ID279



Engineering Section